


BASIC STRUCTURE OF COMPUTER HARDWARE

02-21-10.2021

A computer system is basically a machine that simplifies complicated tasks. It should maximize performance and reduce costs as well as power consumption. The different components in the Computer System Anti Architecture are input unit, Output unit, Storage unit, Arithmetic Logic Unit, control unit etc.

A diagram that shows the flow of data between these units is as follows:-



The input data travels from input to ALU. Similarly, the

computed data travels from ALU to output unit. The data constantly moves from storage unit to ALU and back again.

This is because stored data is computed on before being stored again. The control unit controls all the other unit as well as their data.

INPUT UNIT

The input unit provides data to the computer system from the outside. So, basically it links the external environment with the computer. It takes data from the input devices, converts it into machine language and then loads it into computer system. Keyboard, mouse etc., are the most commonly used input devices.

OUTPUT UNIT

The output unit provides the results of computer process to the users i.e. it links the computer with the computer environment. Most of the output data is in the form of audio or video. The different output devices are monitors, printers, speakers, headphones etc.

STORAGE UNIT

Storage unit contains many computer components that are used to store data. It is traditionally divided into primary storage and secondary storage. Primary storage is also known as main memory and is the memory directly accessible by the CPU. Secondary storage or external storage is not directly accessible by the CPU. The data from secondary storage before the CPU can use it. Secondary storage contains a large amount of data permanently.

ARITHMETIC LOGIC UNIT

All the calculations related to the computer systems are performed by the arithmetic logic unit. It can perform operations like additions, subtraction, multiplication, division etc. The control

unit transfers data from storage unit to arithmetic logic unit when calculations needs to be performed. The arithmetic logic unit and the control unit together form the central processing unit.

CONTROL UNIT

The unit controls all the other unit of the computer system and so is known as its central nervous system. It transfers data throughout the computer as required including from storage unit to central processing unit and vice versa. The control unit also decides how the memory, input, output devices, arithmetic logic unit etc. should behave. (sequency execution of instruction is done by control unit).

Size of Memory

Dt = 2.11-21

$$1 \text{ byte} = 8 \text{ bit}$$

$$1 \text{ Kb} = 1024 \text{ byte}$$

$$1 \text{ mb} = 1024 \text{ Kb}$$

$$1 \text{ mb} = 1024 \times 1024 \text{ byte}$$

$$1 \text{ gb} = 1024 \text{ mb}$$

$$1 \text{ Gb} = 1024 \times 1024 \times 1024 \text{ kb}$$

$$1 \text{ Gb} = 1024 \times 1024 \times 1024 \text{ byte}$$

$$1 \text{ Gib} = 1024 \times 1024 \times 1024 \times 8 \text{ bit}$$


* There are more than one register present in C.P.U or processor.

Registers = It is smallest memory located in CPU

It is smallest capacity memory stored intermediate results.

Intermediate Results

$$\begin{aligned} a &= 5 \\ c &= a+b = 11 \\ d &= c+a = 16 \end{aligned}$$




To enhance the process of data is also known as

intermediate results.

Performance Measure :-

Amplitude



$f = \text{Frequency}/\text{clock rate}$

= No. of clock cycles per second

clock frequency

→ How many cycles are there within a particular time interval

cc = cycle count

= Time interval

CT = Time period/cycle Time

$$= \frac{1}{f}$$

CPI = Cycle per instruction

IC = Instruction count

MFLOP = Million Floating Point Instruction Per Second

MIPS = Million Instruction Per Second

Execution Time = CC × CT (cycle count × cycle time)

= IC × CPI (Instruction count × cycle per instruction)

$$IC \times CPI \times \frac{1}{f}$$

To find CPI = Total CPU clock cycle for the program

Instruction count

$$CPI = \frac{\sum_{i=1}^n CPI_i \times I_i}{I_c}$$

MFLOP = no. of floating point operation in a program

Execution time $\times 10^6$

* 10^6 = million (mega is known as 10^6)

$$MIPS = \frac{\text{Instruction count}}{\text{Execution time} \times 10^6}$$

→ If a computer A runs a program in 10sec & computer B runs the same program in 5sec then, How much faster is B than A.

$$\text{Sol, Performance} = \frac{1}{\text{Execution time}}$$

(Computer which takes less time to execute a program)

or

Performance \propto execution time

A = 10sec B = 5sec

Execution time of A $E_A > E_B$ then

Performance of A $P_A < P_B$

$$\frac{P_A}{P_B} = \frac{\frac{1}{10}}{\frac{1}{5}} = \frac{1}{2}$$

$$\frac{1}{10} \times 5 = \frac{5}{10} = \frac{1}{2}$$

$$\frac{P_A}{P_B} = \frac{1}{2}$$

$$P_B = 2P_A$$

RAM (Random Access Memory)

RAM is a hardware element where the data being currently used is stored. It is a volatile memory. The data on the random access memory can be read, written and erased any times number of times.

Types of RAM :-

- (i) Static RAM :- Stores a bit of data using the state of a six transistor memory cell. (SRAM)
- (ii) Dynamic RAM :- Stores a bit of data using a pair of transistor and capacitor which constitute a DRAM memory cell.

ROM (Read Only Memory)

ROM is a type of memory where the data has been pre-recorded. Data stored in ROM is retained even after the computer is turned off or also known as non-volatile memory.

Types of ROM

- (i) PROM → (Programmable Read only memory)
- (ii) EEPROM → (Erasable Programmable Read only memory)
- (iii) EEPROM → (Electrically erasable programmable ROM)
- (iv) UVEPROM → (Ultra-violet EEPROM)

Difference between RAM and ROM

| RAM | ROM |
|--|--|
| → RAM is a volatile memory | → ROM is a non-volatile memory |
| → It could store the data as long as power is supplied | → It could retain the data even when power is turned off |
| → RAM can be retrieved and altered | → Data stored in ROM can only be read |
| → It is a high speed memory | → It is much slower than RAM |
| → Larger in size with higher capacity and costlier | → Small in size with less capacity and cheaper than RAM |

SRAM (Static RAM)

- i) Stores information as long as power is supplied
- ii) It is made up off Flip-flop and many transistors
- iii) Bit stored in the form of voltage
- iv) It has no leakage property so does not need to refresh
- v) Refreshing circuit is not implemented
- vi) For a single memory cell, six transistor are used
- vii) Faster than DRAM
- viii) More expensive than DRAM
- ix) Size of memory cell is larger
- x) It has low density (memory cell per area)
- xi) It is used in cache memory

DRAM (Dynamic RAM)

- Stores information only for few milli-seconds even when power is supplied.
- It is made up off capacitor and few transistors.
- Bit stored in the form of electric charge
- It has charge leakage property so, it needs to be refreshed
- Refreshing circuit is implemented
- For a single memory cell, one transistor is used
- Slower than SRAM
- Cheaper than SRAM
- Small size of memory cell is smaller
- It has high density
- It is used in main or primary memory that is, DDR, DDR₂, DDR₃ (DDR = double data rate)

MEMORY ADDRESSING

Two types

i) Word addressing : Combination of several bit ~~numbered bytes~~ are known as word addressing

ii) Byte addressing :

Word addressing


Ex $\rightarrow 4096 \times 32$



NO. OF bytes/block
size of block

Each cell contains one word

Byte addressing



First block represent word location

$$\begin{aligned} p &= j \\ i &+ 1 = j + 4 \\ i &+ 2 = j + 8 \end{aligned}$$

4096×32 (4 bytes, 30, 4 block) word = 32 bit

$4096 = 2^{12} \rightarrow$ 12 bit needs to store (word addressing)

i) 4096×32

$$\begin{aligned} &= 2^{12} \times 4 \text{ byte} \\ &= 2^{12} \times 2^2 \\ &= 2^{14} \end{aligned}$$

ii) 1024×32

$$\begin{aligned} &= 2^{10} \times 2^2 \\ &= 2^{12} \end{aligned}$$

iii) 4096×16

$$\begin{aligned} &= 2^{12} \times 2 \text{ byte} \\ &= 2^{12} \times 2 \text{ byte} \\ &= 2^{13} \end{aligned}$$

iv) 256×16

$$\begin{aligned} &= 2^8 \times 2 \\ &= 2^9 \end{aligned}$$

ENDIANTwo types

- ① Little Endian (INTEL PROCESSOR)

| | | | |
|----|----|----|----|
| AA | BB | CC | DD |
|----|----|----|----|

lower → higher

- ② Big Endian (MAC, AMD)

| | | | |
|----|----|----|----|
| DD | CC | BB | AA |
|----|----|----|----|

lower → higher

Ex → start

int u = 0x AA BB CC DD;

least significant Byte (LSB) = DD

Maximum significant Byte (MSB) = AA

CHAPTER - 2 INSTRUCTIONSInstruction :- Commands given by computerThree types

- ① MODE → It specifies whether the address is direct or indirect

- ② OPCODE → Operation performed by ALU for ex or mathematical operation / expression performed known as OPCODE for ex - +, -, ÷, ×.

- ③ OPERAND → contains direct and indirect address.

→ direct address / indirect address

No fix location

Pointer : A variable which holds the address of another variableInstruction contains - ① Memory reference instruction

| | |
|------|------------------|
| Mode | OPCODE / OPERAND |
|------|------------------|

COMPUTER INSTRUCTIONS

Computer instructions are a set of machine language instruction that a particular processor understands and executes. A computer performs tasks on the basis of the instruction provided.

An instruction comprises of groups called fields. These field include:

- The operation code (OPCODE) field which specifies the operation to be performed
- The address file which contains the location of the operand, that is register or memory location.
- The mode field which specifies how the operand will be located.

→ A basic computer has three instruction code formats which are:-

i) Memory instruction →

| | | |
|---|--------|---------|
| I | OPCODE | ADDRESS |
|---|--------|---------|

ii) Register instruction →

| | |
|---------|---------------|
| 0 1 1 1 | Register Oper |
|---------|---------------|

iii) Input - Output instruction

| | | |
|---------------------|--------|----------|
| Addressing mode (I) | OPCODE | V/O Oper |
|---------------------|--------|----------|

→ Memory - reference instruction :- In this instructions are represented by the first 12 bits of memory is used to specify an address and one bit to specify the addressing mode 'I'.

→ Register - reference instruction

$$2 \text{ byte} = 16 \text{ bit}$$

$$3 \text{ bit - OPCODE} = 2^3 = 8$$

0 0 0 = AND

0 0 1 = ADD

0 1 0 = LOAD

0 1 1 = STA

1 0 1 = BUN (Branch)

1 1 0 = INC (Increment)

1 1 1 = DEC (Decrement)

| | | |
|---------------------|--------|--------------------|
| Addressing mode (I) | OPCODE | Register operation |
|---------------------|--------|--------------------|

$$I=0, \text{ opcode} = 111, \text{ code} = 7400$$


CAL = Clear Accumulator (Register)

CLE = Clear L (Register)

CNA = complement Accumulator
and Accumulator is a register.

INPUT-OUTPUT INSTRUCTION :-


- Register - reference instruction :-



The register - reference instruction are represented by the opcode 111 with a 0 in the leftmost bit (bit 15) of the instruction.

(A register - reference instruction specifies an operation on a test of the AC (Accumulator) register.

- INPUT OUTPUT INSTRUCTION :-
- An Input-output instruction does not need a reference to memory and is recognised by the operation code 111 with a 1 in the leftmost bit of the instruction. The remaining 12 bits are used to specify the type of input - output operation performed.



INP = F800 - Input character to AC (Accumulator)

$$I=1, 111$$

- Types of Instruction :-

- i) Data Transfer Instruction
- ii) Data Manipulation Instruction
- iii) Program control Instruction

- i) Data Transfer Instruction :- This instruction is used to transfer data from one location to another location without changing the binary information content

| NAME | MNEMONIC |
|-------|----------|
| LOAD | LD |
| STORE | ST |
| MOVE | MOV |
| INPUT | IN |
| PUSH | PUSH |
| POP | POP |

(ii) Data manipulation instructions:- These instruction performed arithmetic, logic and shift operation.

| NAME | MNEMONIC |
|------------|-----------|
| CLEAR | CLR |
| AND | AND |
| OR | OR - X-OR |
| compliment | COM |
| X-OR | X-OR |

(iii) Program control instruction :- These instruction provide decision making capability and change the path taken by the program, when executed by computer.

| NAME | MNEMONIC |
|--------|----------|
| JUMP | JMP |
| SKIP | SKP |
| RETURN | RET |

* TYPES OF REGISTER

- Memory Address Register →
- Memory data register
- Accumulator
- Program counter
- Memory Buffer Register (MBR)
- INI Instruction register

Dt - 23.11.21

Program Counter Register :- Program counter/register holds the address of next instruction to be

Computer Register : Register holds an important position in computer architecture. These are temporary storage area in the computer, where the newly fetch data is stored.

A register is sequential circuit. Registers are group of flip-flops where each flip-flop stores one bit of information.

Types

Program counter register :- It holds the address of the next instruction to be fetched.

- Instruction is fetched from the address specified by the program counter
- Once the instruction is fetched then the value with each operation program counter increments its value

Memory Address Register :-

It is a combinational circuit that holds the memory address. It tells the computer which byte of information to find in storage. It is also stored the address where the data will be stored in memory.

Instruction Register :- It is a part of a CPU that holds an instruction before it is executed.

Once the instruction is fetched from the memory the fetched instr. is stored in instr. register.

Decoder is connected with this instr. register to decode the fetched instr.

Memory Buffer Register = This register is used for buffering of the memory so that instruction is not halted abruptly to the processor.

Memory Data Register = When an instruction is decoded, then we get the information about opcode, mode and address field
→ This address field provides the information either directly or indirectly about the address of the operand.

→ When the operand address is found out the operand is fetched from that address and this operand is stored in a register known as memory data register.

Accumulator :- It is a type of register that are stored by CPU.

Accumulators act as a temporary storage location which holds an intermediate value in mathematical & logical calculations.

Keywords :-

Fetch - An instruction is fetched from the memory or picking an instruction from the memory.

Decode - The instruction is fetched from the memory after that instruction is decoded so that instruction can be interpreted. In this phase, CPU finds out the operation to be performed and this operation is denoted by an opcode.


Execute :- Once the operation is identified during the decoding phase then the arithmetic & logical unit perform that operation & the result is stored in memory from where the result is displayed to user.

Addressing Mode :- [8086]

The term addressing mode refers to the way in which the operand of an instruction is specified. The addressing mode specifies a rule for interpreting or modifying the address field of the instruction before the operand is actually executed.


Types Of Addressing Mode:-

- i) Immediate addressing mode
- ii) Direct addressing mode
- iii) Indirect addressing mode.
- iv) Register addressing mode
- v) Displacement addressing mode (relative, index, based addressing)
- vi) Stack addressing mode.
- vii) Immediate addressing mode :- In this mode data is present in address field of instruction. Designed like one address instn format.




In this addressing mode data is directly stored here.

- ii) Direct addressing mode / Absolute addressing mode :- In this addressing mode the 16 bit effective address of data is the part of the instruction.
- in this addressing mode only one memory reference operation is required to access the data.




* Effective address refers to the location of operand

- iii) Indirect addressing mode (@, i) :- In this mode address field of instruction contains the address field of effective address. Here two references are required.
- i) Register Indirect :- In this effective address is in the register, and corresponding register name will be maintained in the address field of an instruction.
 - * Here only one memory reference is required to access the data.
 - ii) Memory Indirect :- In this effective address is in the memory, and corresponding register name will be maintained in the address field of an instruction.
 - * Here two memory reference is required to access the data.
- iv) Register addressing mode :- In this addressing the operand is placed in one of 8 bit or 16 bit general purpose registers. The data is in the register that is specified by the instruction.
- * Here one register reference is required to access the data.



- v) Register indirect mode: In this addressing the operand's offset is placed in any one of the registers (BX, BP, SI, DI) as specified in the instruction. The effective address of the data is in the base register or an index register that is specified by the instruction.
- * Here two register reference is required to access the data.



* It holds the address of another address or operand.


vi)

Displacement addressing mode: It is an 8 bit or 16 bit immediate value given in the instruction.


3 types :-

- i) Relative
- ii) Index
- iii) Base

i) Relative:




ii) Index: sum of the content register and of an register




The value of index(R) will be add the address of A. Then the resultant address will be the known as index address.

iii) Base:




vii)

Stack addressing mode: It is one of the basic addressing modes.



Always holds the address of first two memory.

CHAPTER - 3 INSTRUCTION CYCLE



- **SC** - Sequence Counter - It is an instruction which holds value to perform sequentially.
- **AR or M[AR]** - Memory address Register - It stores the address where data will be stored in memory.
- **PC** - Program counter - It holds the address of the next instruction to be fetched.
- **IR** - Instruction register - holds an instruction before executed.

Control Unit: It directs the components in a computer by sending control signals & control signals flows between CPU, I/O and memory.

Design Of Control Unit:

Classified into two major categories:


i) Hardwired control

ii) Microprogrammed control

Control Signal example:

ADD, R1, R2 is $R_1 \leftarrow R_1 + R_2$

→ ADD performed by ALU



c₀ - c₆ are control signals

opcode will decode & then operation perform by ALU

i) Hardwired control unit: The hard-wired control organization involves the control logic to be implemented with gates, flip-flops, decoders, and other digital circuits. or It contains flip flop, decoder, combinational logical circuit

Advantages:

i) It is faster than microprogrammed control unit, because here we use combinational logical circuit.

ii) Due to combinational circuit, performance is high

Disadvantages:

i) Complex

ii) Modification in combinational circuit is very difficult.

ii) Microprogrammed control unit :-


It contains } micro-instructions



micro-operations

- It is implemented using programming approach.
- A sequence of micro-operations are carried out by executing a program consisting of micro-instructions.
- Micro-programmed are stored in a memory of control unit as control memory.
- Execution of micro-instruction is responsible for generation of control signal.

* Architecture of microprogrammed control unit:-



* Code written in binary to perform instructions, each instruction has their own & different code, these code are not constant, it changes according to code size & memory.

* The address of micro-instruction is that is to be executed, it is stored in control address register.

* This micro-instruction contains control word to execute one or more micro-operations.

* After the execution of all micro-operation of micro-instruction the address of next micro-instruction is located.

- * Advantages of microprogrammed instruction:
- * It is less complex in design because microprogram is implemented using software routine.
 - * It is more flexible because design, modification, construction & enhancement is easily possible.
 - * less error prone to implement
- * Disadvantages
- * It is slower than hardwired control unit, because it takes more time to generate control signals

Memory System


Chapters 4

Memory hierarchy and characteristics :-

In the computer system design, memory hierarchy is an enhancement to organize the memory such that it can minimize the access time.

The memory hierarchy was developed based on a program behavior known as Locality of references.

The figure below clearly demonstrates the different level of memory hierarchy.



External memory or Secondary memory :-
Comparing of magnetic disk, magnetic tape, paper tape i.e. peripheral storage devices which are accessible by the processor or via I/O module.

Internal memory or Primary memory :-

Comprising of main memory, cache memory and CPU registers. This is directly accessible by the processor.

We can infer the following characteristics of memory hierarchy design from above figure.

Cache Memory

It is the memory which is very nearest to CPU, all the recent instruction are stored into cache memory.

Processor $\xrightarrow{\text{Cache}}$ main memory.


Register :-

With direct connection to CPU, fast access time, less capacity, high cost.

| Component | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 |
|-----------|----|---|---|---|---|---|---|---|---|---|
| RAM1 | 0 | 0 | 0 | X | X | X | X | X | X | X |
| RAM2 | 0 | 1 | 0 | 1 | X | X | X | X | X | X |
| RAM3 | 0 | 1 | 0 | 0 | X | X | X | X | X | X |
| RAM4 | 0 | 1 | 1 | 1 | X | X | X | X | X | X |
| ROM | 1 | 1 | X | X | X | X | X | X | X | X |


Memory connecting to CPU :-

Address Bus



CACHES MEMORY

- i) Cache memory is placed between main memory and CPU.
 - ii) Cache memory is small in size and faster memory.
 - iii) It contains most frequently accessed instruction and data.
 - iv) It is located inside the CPU chips or mother board.




Working of Cache

The CPU initially looks for the cache for other data if the data is there, it will retrieve and process.

The data is not there then CPU access the system main memory and puts a copy of a new data in the ~~fast~~ cache memory put a copy of a new data in the cache before processing it.

Next time if the CPU needs to access some data again it will just retrieve it from the cache / in speed of going through the hold loading process again



RAM to cache \rightarrow data \rightarrow block from
cache to RAM \rightarrow data \rightarrow word from.


Inter Leaved Memory

(ii) Wide memory organization with single memory module :

A single memory module cause sequential access to instruction that is only one memory access can be perform at a time. hence throughput may drop.

* Throughput is low.

Total amount of work done in a given time that is called throughput.





Parallel :

* In parallel, Throughput is high.

* Memory inter leaved is technique to increase the throughput modules which are read or write method is parallelly.

It is used in DRAM to increase the speed.



Advantage

i) System performance is enhance because read and write operation occurs simultaneously, across multiple module. in a similar fashion.

Memory address register received information from a common address Bus.

Memory data register communicate with a bidirectional data bus and Address bus (unidirectionally).

Functional Table

| CS1 | $\overline{CS2}$ | RD | WR | memory function | State of Data Bus |
|-----|------------------|----|----|-----------------|--------------------|
| 0 | 0 | x | x | Inhibit | High impedance |
| 0 | 1 | x | x | " | " |
| 0 | 0 | 0 | 0 | " | " |
| 0 | 0 | 0 | 1 | Read | input data to RAM |
| 1 | 0 | 1 | x | Write | Output data to RAM |
| 1 | 1 | x | x | Inhibit | High impedance. |


We can conclude that the unit is in operation only when $CS1 = 1$ and $\overline{CS2} = 0$.

Data Bus state $\rightarrow 0, 1$, High impedance.

ROM CHIPS

ROM chips are also available in a variety of size and are also used as per the system requirement.

The chip interconnection in 512×8 ROM.



A ROM chip has a similar organization as a RAM chip.

A ROM can only perform read operation ; The data bus can only operate in an output mode.

The 9 bit address lines in the ROM chip specify any one of the 512 byte stored in it.

The value for chip select 1 and chip select 2 must be 1 and 0.

The data bus is said to be in a high impedance state.

1. RAM (Random access memory) integrated Circuit
2. ROM (Read only memory) integrated circuit chips.

RAM CHIPS ORGANISATION

RAM chips are available in a variety of size and are used as per the system requirement.

The chip interconnecting in 128×8 RAM chips.



- (i) 128×8 RAM chip has a memory capacity of 128 words of 8 bit (One byte) per word.
Combination of several bit is known as words.
This required a 7 bit of address :: (Address flow \rightarrow AB) and 8 bit of Data Bus (bidirectional) (Data flow \rightarrow DB)
- (ii) The 8 bit of Data Bus allow the transfer of data either from memory to CPU during read operation or CPU to memory during a write operation.
- (iii) The read and write inputs specify the memory operation, and the two chip select (CS) control inputs are for enabling the chip only when the microprocessor select it.
- (iv) The bidirectional data Bus is constructed using three-state buffers.
- (v) The Output generated by three-state buffer can be placed in one of the three possible state which include a signal equivalent to Logic 1, a signal equal to Logic 0, or a high impedance state.

Capacity :

It is the global volume of information the memory can store. As we move from top to bottom in the hierarchy, the access ~~time~~ ^{capacity} increases.

Access Time :

It is the time interval between the read/write request and the availability of the data. As we move from top to bottom, the access time increases.

Performance :

When the computer system was designed, without memory hierarchy design, the speed gap increases between the CPU register and main memory due to large difference in access time.

This results in lower performance of the system. Thus, the enhancement was made in the form of required.

This enhancement was made in the form of memory hierarchy design because of which the performance of the system increases. One of the most significant ways to increase system performance is minimizing how far down the memory hierarchy one has to go to manipulate data.

Cost per bit :

As we move from bottom to top in the hierarchy, the cost per bit increases. Internal memory is costlier than external memory.

* Main Memory :

(i) The main memory acts as a central storage unit in a computer system.

(ii) It is large and fast memory used to store program and data during the run time operation.

(iii) The primary technology used for the main memory is based on semiconductor integrated circuit.


(iv) The integrated circuit for the main memory are classified into two major units.

CHAPTER-4 INPUT OUTPUT INTERFACE

Input Output Interface

It is used as a method which helps in transferring of information between the internal storage devices that is memory and the external peripheral device. A peripheral device is that which provide input and output for the computer. It is also called input output devices. for ex: A Keyboard, Mouse provide input to the computer are called input devices, while a monitor and printer that provide output to the computer are called output devices. Just like the external hard-drives, there is also availability of some peripheral devices which are able to provide both, input & output.

addressing is done through address bus, data bus and control bus.



In micro-computer base system, the only purpose of peripheral devices is just to provide special communication links for the interfacing them with the CPU. To resolve the differences between peripheral device and CPU, there is a special need for communication links.

The major differences are as follows.

1. The nature of peripheral devices is electromagnetic and electro-mechanical. The nature of the CPU is electronic.

There is a lot of difference in the mode of operation of both peripheral devices and CPU, there is a special need for commun' links.

The major difference are as follows:

1. The nature of peripheral devices is electromagnetic and electro-mechanical. The nature of the CPU is electronic. There is a lot of difference in the mode of operation of both peripheral device & CPU.
2. There is also a synchronization mechanism because the data transfer rate of peripheral devices are slow than CPU.
3. In peripheral devices, data code and formats are differ from the format in the CPU & memory.
4. The operating mode of peripheral devices are different & each may be controlled so as not disturb the operations of other peripheral devices connected to CPU.

There is a special need of the addition hardware to resolve the differences between CPU and peripheral devices to survives and synchronize all input and output devices.

Functions OF Input - Output Interface:

- 1) It is used to synchronize the operating speed of CPU with respect to input - output devices.
- 2) It selects the inputs - output devices which is appropriate for the interpretation of the input - output devices.
- 3) It is capable of providing signals, like control & timing signals.
- 4) In this data buffering can be possible through data bus.
- 5) There are various error detectors.
- 6) It converts digital data into analog signal & vice-versa.

Control command :-


It shows activate the peripherals & to inform what to do.

Status command :-

It gives the status of peripheral devices

Keyboards, mouse, printer, external memory


Mode of data transfer :-




There are 3 types of mode

- i) Programmed I/O
- ii) Interrupt driven I/O
- iii) Direct memory access

i) Programmed I/O :-



Q. Interrupt driven I/O:




- i) In Interrupt initiated I/O, instead of continuous monitoring of CPU, Interface will be informed to issue an interrupt request signal. When data are available from the device.
- ii) Meanwhile, CPU process to execute another program & interface keeps monitoring the device.
- iii) When device is ready for data transfer it generate interrupt request
- iv) Upon detecting the external interrupt signal, the CPU stops the task it's performing process the I/O data transfers & then resume the original task it was performing.

Advantage


Using interrupt, the WAIT period of CPU is ideally eliminated

3. Direct Memory Access (DMA) :-




i) In modern computers, DMA is used to transfer large

- ii) The data transfer between a fast storage media such as magnetic disk and memory unit is limited by the speed of the CPU. Thus we can allow the peripherals directly communicate with each other using the memory buses, removing the intervention of the CPU. This type of data transfer technique is known as DMA.



Actual diagram of DMA Controller




- i) The direct memory access (DMA) is a I/O Technique that provide direct access to the main memory while CPU is temporarily disable to speed up the memory operation.

ii) The process is managed by chip known as DMA controller (DMAC)

- iii) I/O devices are connected to system bus via a special interface circuit called "DMA controller".

- iv) In DMA both CPU & DMA controller have access to main memory via a shared system bus having data, address & control lines.
- v) During DMA transfer the CPU is idle and has no control of the system bus or also called memory ~~access~~ Bus
- vi) DMA transfer is also used to do high speed memory-to-Memory transfer

How to make CPU in ideal state?



One common method with 2 special control signals


- i) Bus request (BIR) signal
- ii) Bus grant (BG) signal

DMA Working:

- i) I/O wants to transfer data with main memory
- ii) DMA sends DMA request to DMA controller (DMAC)
- iii) DMAC waits until CPU sends BG (Bus Grant) signal to DMA
- iv) CPU relinquishes control of buses and places address bus (ABus), data bus (DBus), RD & WR lines into a high impedance state
- vi) DMAC takes control of the buses to conduct direct memory transfer without CPU intervention.

BUS STRUCTURE :-

- i) Bus is a group of wires or lines that connects several devices within a computer system.
- ii) Each lines can transfer 1 unit of information
- iii) Bus carries data, address, control information
- iv) There are 3 types of buses
 - 1) Address Bus
 - 2) Data Bus
 - 3) Control Bus.



1. Address Bus :

- i) It is unidirectional and group of wires which carries address information bits from processor to peripheral
- ii) The address bus width determines the maximum memory capacity.
ex- If the address line = 3 bit then $2^3 = 8$ that is 3 address line required to select 8 location.

2. Data Bus :-

- i) It is bidirectional and group of wires which contains data information bits from processor to peripherals & vice-versa.
- ii) In this bus data instruction move between CPU & peripherals.
- iii) Data Bus width determine the system performance (word length of computer).

3. Control Bus :-

- i) It is bidirectional and group of wires which carries control signal from processor to peripheral & vice-versa.
- ii) Control the access to and use the address line & data lines.
- iii) Control signal like memory read, write & I/O read, write etc.


Bus Structure :-

It is of two types

- i) Single Bus Structure
- ii) Multi Bus Structure

i) Single Bus Structure :-

- 1) It is a simplest way to increment functional unit.
- 2) Common bus is used to communicate between peripheral and processor.
- 3) Single bus does one transfer at a time so that only two units can actively used the bus at a given time.



Advantage :-


- i) It is simple & low cost
- ii) Very flexible for attaching peripheral devices.

Drawbacks :-

- i) Speed gets slow because devices connected to the Bus vary widely in their speed of operation.
- ii) Efficient transfer at a time so that only two units can actively used the bus at given time
- iii) Efficient transfer mechanism is needed to solve this problem
- iv) Common approach is to include buffer register with the device to hold the information during transfer.


ii) Multi Bus Structure :-

- 1) System that contains multiple buses to achieve more parallel that leads to better performance but increase the cost
- 2) In multiBus structure each of which connects subset of module eg: In two bus structure bus can be used to fetch instruction other can be used to fetch data required for execution.



SCSI (Small Computer System Interface):

- i) SCSI full form is "Small computer system interface"
- ii) Standard provides parallel bus interface for connecting peripheral device to a PC.
- iii) It can connect maximum 16 peripherals devices.
- iv) It follows daisy chain method
 - Priority wise
- v) Hand shaking of signals done by SCSI bus between devices
 - Requesting
 - Requesting from both side
- vi) SCSI is used to increase performance, deliver faster data transfer transmission.
- vii) Provide expansion for device such as Hard drive, CD-ROM, drives, scanners, drivers, and CD writers, tape drives.
- viii) SCSI has a controller in charge of transferring data between device and SCSI bus.
- ix) It is either embedded on the mother board or a host adapter is inserted into an expansion slot on the mother board.
- x) SCSI is widely used in workstation, server. & Mainframes it is less commonly used in desktop PCs.



* **Parallel Bus**: In this bus data transfer parallelly which increases the speed of transferring data.

USB Controller:


- 128 peripheral devices we can add
- Same as SCSI controller
- Maximum speed 480mbps speed.
- Without hub 5 meter can travel
- app: Keyboard, printer, scanner
- we can add mobile / tablet also.

PARALLEL PROCESSING

Serial Computing :-

Traditionally, software has been written for serial computations.

- i) To be run on a single computer having a single central processing unit (CPU).
- ii) A problem is broken into a discrete parts that can be series of instructions.
- iii) Instructions are executed one after another.
- iv) Only one instruction may execute at any moment in time.



Parallel Computing :-

Parallel computing is the simultaneous use of multiple computing resources to solve a computational problem.

- i) To be run using multiple CPUs.
- ii) A problem is broken into discrete parts that can be solved concurrently.
- iii) Each part is further broken down a series of instructions.
- iv) Instructions from each part execute simultaneously on different CPUs.

* Why parallel computing :-

The real world is parallel :

- i) Complex, inter related events happen simultaneously.

E.g - galaxies, planetary movements, functioning of the brain, weather, traffic.

ii) Parallel computing is better suited for modeling, simultaneously these process.

Need of parallel computing:-

i) Save time & money: Money resources working together will reduce the time and cut potential costs.

Loop Level :-

ii) At this level consecutive loop iteration are the candidates for parallel executions.

iii) However, data dependencies between subsequent iterations may restrict parallel execution of instruction at loop level. There is a lot of scope for parallel execution at loop level.

iv) Ex: In the following loop in C language

`for (i=0; i<n; i++)`

$$A(i) = B(i) + c(i)$$

v) Each of the instruction $A(i) = B(i) + c(i)$ can be executed by different processing elements there are at least n processing elements.

vi) However, the instruction in the loop

`for (j=0, j<n, j++)`

$$A(j) = A(j-1) + B(j)$$


vii) cannot be executed in parallel as $A(j)$ is data dependent on $A(j-1)$. This means that before exploiting the loop level parallelism the data dependencies must be checked.

Von Neumann Architecture:

- i) Von-Neumann proposed his computer architecture design in 1945 which was later known as Von-Neumann architecture.
- ii) It consisted of a control unit, Arithmetic, and logical unit (ALU), registers, memory units & input/output units. The combination of ALU & control unit is called central processing unit or processing element (PE).
- iii) Von-Neumann architecture is based on stored-program computer concept, where instruction data & program data are stored in the same memory. This design is still used in most computer produced today.

v) A Von-Neumann based computer:

- 1) Uses a single processor
- 2) Uses one memory for both instruction & data
- 3) Executes programs following the fetch-decode-execute cycle



v) Consisted of four main components.

- 1) Memory
- 2) Control unit
- 3) Arithmetic logic unit
- 4) Input/Output

vi) Read/Write. (RAM) is used to both program & instruction & data

- 1) Program/instruction are coded data which tell the computer to do something.
- 2) Data is simply information to be used by the program


vii) Control unit fetches instruction/data from memory, decode the instruction and they sequentially co-ordinates operations to accomplish the program task.

- iii) Arithmetic logic unit performs basic arithmetic & logic operations
input/output unit is the interface to the human operator.

Linear pipeline processor :-

Linear pipeline processor is a cascade of processing stage which are linearly connected to perform a fixed function over a stream of data following from one end to another.

- i) A linear pipeline processor is constructed with K processing stages
- ii) External input is supplied to the pipeline from stage S_1 .
- iii) The processed result is raised from S_i to stage S_{i+1} , from all $i = 1, 2, \dots, K - 1$
- iv) The final result is produced from the last pipeline stage S_K




- v) Depending on the control of data flow linear pipeline stage are divided into two model:

- 1) Asynchronous pipeline model
- 2) Synchronous pipeline Model

Asynchronous pipeline model :-


- 1) In Asynchronous pipeline the data flow between adjacent stages are controlled by handshaking protocol.



- ii) When the stage s_1 is ready to transmit it sends a ready signal to stage s_{i+1} . After s_{i+1} receives the incoming data, it returns acknowledgement signal (Ack) to s_1 .
- iii) This pipeline are useful in designing communication channel for message passing multicomputer.
- iv) This pipeline may have a variable throughput rate because different amount of delay may be experienced in different stages different amount of stages.

Synchronous pipeline Model:

- i) In synchronous pipeline, clocked latches are used to interface between stages.




$$K \xrightarrow{T} * \xrightarrow{T_m} d K \quad \left\{ \begin{array}{l} * S_i = \text{Stage } i \\ * L = \text{latch} \\ * T = \text{clock period} \\ * T_m = \text{maximum stage delay} \\ * d = \text{latch delay} \end{array} \right.$$

- ii) The pipeline consist of cascade of processing stage (S_i). The pipeline stages are combinational circuits performing arithmetic / logic operation over the data stream flowing through the pipe.
- iii) The stages are separated by high speed interface latches (L). The latches are just fast register for holding the intermediate result between the stages.
- iv) Upon arrival of clock pulse latches transfer data to next stage.
- v) The utilization pattern successive stages in this pipeline is specified by reservation table.

Multiprocessor :-

There are more than one processor present in the system which can execute more than one processor at the same time.



There are 2 types of Multiprocessor :-

i) Symmetric multiprocessor

ii) Asymmetric multiprocessor.

Symmetric Multiprocessor :-

One operating system control all CPU. Each CPU has equal rights. All the CPU are in peer to peer relationship.

Asymmetric Multiprocessor :-

There is a master process that gives instruction to all the other processor. It contains master-slave relationship.

Advantages :-

i) Maximum throughput

ii) More reliable system.

iii) fast processing

iv) Efficiency improved

v) More economic system.

Flynn's classification :-


It is based on the multiplicity of instruction stream & data stream in a computer system.

There are four categories that is:

- i) SISD (single instruction stream single data stream)
- ii) SIMD (single instruction stream multiple data stream)
- iii) MISD (Multiple Instruction stream single data stream)
- iv) MIMD (Multiple Instruction stream multiple data stream)


- 1) Flynn's classification based on number of instruction & data
 - 2) Based on the notion of streams of information
 - two types of information flow into a processor:
instruction & data.
 - 3) Instruction stream is defined as the sequence of instruction executed by processing unit.
 - 4) Data stream, is defined as the sequence of data including inputs, partial or temporary results, called by the instruction stream.
- i) Single Instruction Single Data Stream (SISD).
- i) A SISD computing system is a uni-processor machine which is capable of executing a single instruction, operating on a single data stream.
 - ii) Conventional signal processor Von-Neumann computer are classified as SISD systems.
 - iii) It is serial (non-parallel) computer.
 - iv) Instructions are executed sequentially but may be overlapped in their execution stages (pipelining). Most SISD uni-processor system are pipelined.
 - v) Ex - most pc's, single CPU workstation, mini computer etc

Instruction Stream (IS)




ii) Single Instruction Stream Multiple Data Stream (SIMD):

- 1) A SIMD system is capable of executing the same instruction on all the CPUs but operating on different data sets.
- 2) SIMD computer has single control unit which issue one instruction at a time but it has multiple ALU's or processing units to carry out on multiple data sets.
- 3) Ex - Array processor and vector pipelines
 Array processor = MPP, ILLIAC-IV
 Vector pipelines - IBM 9000, CRAY X-MP, YMP & Cray.




iii) Multiple Instruction Stream Single Data Stream (MISD):

- 1) In MISD multiple instruction operate on single data stream.
- 2) A MISD computing system is capable of executing different instruction on different processing unit (PU) but all of them operating on the same data set.
- 3) MISD model are practically not useful in most of the application
- 4) Ex - Systolic arrays.



iv) Multiple Instruction Stream Multiple Data Stream (MIMD):

- 1) MIMD system is capable of executing multiple instruction on multiple data set.
- 2) MIMD system are parallel computer or processing several program.
- 3) Ex - super computer , networked parallel computer,



Important Notes:

Difference between CISC and RISC.

CISC

Stands for Complex Instruction set computer.

A large number of instructions are present in the architecture. Variable-length encoding of the instructions.

Ex - IA32 instruction size can range from 1 to 15 bytes.

CISC supports array

Arithmetic and logical operations can be applied to both memory and register operands.

Bad condition codes are used

The stack is being used for procedure arguments and return addresses.

Define:

Clock Cycle: It is simply a "cycle", or it is a single electronic pulse of CPU. During each cycle, a CPU can perform basic operation such as fetching an instruction, accessing data memory, or writing data.

Hit Rate: The chief measurement of cache which is the percentage of all accesses that are satisfied by the data in cache. Also known as "hit ratio".

RISC

Stand for Reduced Instruction set Computer.

Very few instructions are present.

Fixed-length encodings of the instructions are used.

Ex - IA32, generally all instruction are encoded as 4 bytes.

RISC does not support an array.

Arithmetic and logical operations only uses register operands.

No condition codes are used.

Registers are being used for procedure arguments & return addresses.

Subroutine: A set of instructions that are used repeatedly in a program can be referred to as subroutine. Only one copy of this instruction is stored in the memory. When a subroutine is required it can be called many times during the execution of a particular program. A call subroutine instruction calls the subroutine.

Macro: It is used to make a sequence of computing instructions available to the programmer as a single program statement, making the programming task less tedious and less error-prone.