


Combinational Circuit DesignDigital Circuits

The digital circuits are classified into two categories ~~into two~~ categories


- i) Combinational
- ii) Sequential

i) Combinational Circuits

These are the type of digital circuit in which output at any instant of time depends upon the combination of inputs applied at that instance.

ii) Sequential Circuits

These are the type of digital circuit in which output at any instant of time depends upon the combination of inputs applied at that instance as well as the previous output.



Imp:

Difference b/w Combinational and Sequential Circuits

Combinational	Sequential
① these are the type of digital circuits in which output of any instance of time depends upon the combination of inputs applied that instance	1) These are the type of digital circuits in which output of any at any instance of time depends upon the combination of inputs applied at that instance as well as the previous output
② Combinational circuit does not required any feedback element.	2) Sequential circuits required of feedback element.
③ The combinational Circuits do not required any storing or memory element	3) Since the current output depends upon the previous output therefore a memory element is required to store the previous output.
4) these are cheaper in cost	4) these are more expensive as compared to combinational Circuits
5) Less accurate.	5) more accurate.
6) Less Complexity	6) more Complex.

## \* Types of Combinational Circuits :

- 1) Adder
- 2) Subtractor
- 3) Multiplexer
- 4) De-multiplexer
- 5) Decoder
- 6) Encoder
- 7) Parity Generator
- 8) Magnitude Comparator
- 9) Code Converter

### (1) Adder :


A Binary adder is a type of Combinational Circuit which is used to add the inputs applied to it. It has multiple inputs and two outputs. One for Sum and another for carry.

Adders are classified into following categories :

- i) Half Adder
- ii) Full Adder
- iii) Parallel Adder

#### i) Half Adder :

It is used to add two binary bits. It has two outputs (Sum and carry).



Block diagram

Truth table:

	I/P		O/P	
	A	B	S	C
1	0	0	0	0
2	0	1	1	0
3	1	0	1	0
4	1	1	0	1


$A \oplus B$

Boolean Expression:

$$S = \bar{A}B + A\bar{B} = (A \oplus B)$$


$$C = AB$$

Logic diagram:



iii) Full Adder:



A full adder is used to add 3 Binary Bits. A full adder overcomes the limitation of half adder intermediate carry in half adder. It has three inputs and two outputs.



Truth table:

	I/P			O/P	
	A	B	Cin	S	C
0	0	0	0	0	0
1	0	0	1	1	0
2	0	1	0	1	0
3	0	1	1	0	1
4	1	0	0	1	0
5	1	0	1	0	1
6	1	1	0	0	1
7	1	1	1	1	1

Boolean expression:



(i)  $S = A \oplus B \oplus C_{in}$

$= A \bar{B} \bar{C}_{in} + \bar{A} B \bar{C}_{in} + A B C_{in} + \bar{A} \bar{B} C_{in}$

$= \bar{C}_{in} (A \bar{B} + \bar{A} B) + C_{in} (\bar{A} \bar{B} + A B)$




$= \bar{C}_{in} (A \oplus B) + C_{in} (\overline{A \oplus B})$


$= \bar{C}_{in} (A \oplus B) + C_{in} (A \oplus B)$

$= C_{in} (A \oplus B) + C_{in} (\overline{A \oplus B})$

$= (A \oplus B \oplus C)$

(ii)  $S = AC_{in} + AB + BC_{in}$






(2) Subtractor :

A subtractor is a type of combinational circuit used to subtract binary bits depending upon the no. of bits to be subtracted. The subtractor are classified into following categories

- i) Half Subtractor
- ii) Full Subtractor
- iii) Parallel Subtractor

(i) Half Subtractor :

A half subtractor is used to subtract two binary bits. It has two inputs and two outputs and one for borrow and another for difference.




Truth table

	DIP		O/P	
	X	Y	D	B
0	0	0	0	0
1	0	1	1	1
2	1	0	1	0
3	1	1	0	0

Boolean Expression.

$$\begin{aligned}
 D &= \bar{A}B + A\bar{B} \\
 &= \bar{x}y + x\bar{y} \\
 &= (x \oplus y)
 \end{aligned}$$


$$B = \bar{x}y$$



(iii) full subtractor :-

It is used to subtract two binary numbers. It generates two outputs: difference and borrow.


Block diagram:




Truth table

	o/p			o/p	
	X	Y	Z	D	B
0	0	0	0	0	0
1	0	0	1	1	1
2	0	1	0	1	1
3	0	1	1	0	1
4	1	0	0	1	0
5	1	0	1	0	0
6	1	1	0	0	0
7	1	1	1	1	1

Boolean Expression:




$$D = X \oplus Y \oplus Z$$



$$B = \bar{X}Z + YZ + \bar{X}Y$$

Logic:






5 marks

★ #  
DMP

## Parallel Adder

It is a type of Combinational Circuit that adds ~~multiple~~ Binary bits. It is constructed by connecting a no. of full adders in parallel. The no. of full adder depends upon the no. of bits to be added.

Let the no's to be added are  $A (A_4, A_3, A_2, A_1)$  and  $B (B_4, B_3, B_2, B_1)$  then the parallel adder fully addition of  $A$  and  $B$  can be constructed as shown below.



★ Working:

Stage 1:

At this stage bits  $A_1$  and  $B_1$  are added and two outputs  $S_1$  and  $C_1$  are generated. The carry  $C_1$  generated and propagate to the next stage.

Stage 2: At this stage Bits  $A_2$  and  $B_2$  along with carry  $C_1$  are added and two outputs  $S_2$  and  $C_2$  are generated. The carry  $C_2$  generated at this stage propagates to the next stage.

Stage 3: At this stage bits  $A_3$  and  $B_3$  along with carry  $C_2$  are added and two outputs  $S_3$  and  $C_3$  are generated. The carry ( $C_3$ ) generated at this stage propagates to the next stage.

Stage 4: At this stage bits  $A_4$  and  $B_4$  along with carry  $C_3$  are added and two outputs  $S_4$  and  $C_4$  are generated. The carry  $C_4$  generated at this stage.

### # Parallel Subtractor :


It is a type of combinational circuit that parallelly subtracts bits. It is constructed by connecting a no. of full subtractors in parallel.

The no. of full subtractors depends upon the no. of bits to be added/subtracted.

Let the no. to be subtracted are  $A (A_4, A_3, A_2, A_1)$  and  $B (B_4, B_3, B_2, B_1)$  then the parallel subtractor full <sup>adder</sup> subtract of  $A$  and  $B$  can be constructed as shown below.

The subtraction can be done by using the complement method:

\* subtraction using 1's Comp. method:



\* working:

Stage 1: At this stage  $A_1$  and  $\bar{B}_1$  are added and two outputs  $S_1$  and  $C_1$  are generated. The carry ( $C_1$ ) propagate to the next stage.

Stage 2: At this stage bit  $A_2$  and  $\bar{B}_2$  along with carry  $C_1$  are added and two outputs  $S_2$  and  $C_2$  are generated, the carry  $C_2$  generated at this stage propagate to the next stage.

Stage 3: At this stage bit  $A_3$  and  $\bar{B}_3$  along with carry  $C_2$  are added and two outputs


$S_2$  and  $C_2$  are added and generated, the carry  $C_2$  generated at this stage propagates to the next stage.

Stage - 4: At this stage bits  $A_4$  and  $B_4$  along with carry  $C_3$  are added and two outputs are  $S_4$  and  $C_{out}$  are generated.

V. Dmb  
90%

### Parallel Adder / Subtractor Circuit

It is type of circuit which is used to perform both the parallel adder as well as parallel subtractor. It is constructed by connecting a no. of full adder in parallel. It has a control input that enables the circuits to be used either as a parallel adder or as a parallel subtractor.



XOR Gate

Case-1 (working as a P. Adder)  
M=0

$$\begin{aligned}
 0 \oplus 0 &= 0 \\
 1 \oplus 0 &= 1
 \end{aligned}$$

Case-2 (working as a r. subtractor)  
M=1

$$\begin{aligned}
 0 \oplus 1 &= 1 \\
 1 \oplus 1 &= 0
 \end{aligned}$$

Working:

This circuit works as a parallel adder at  $M=0$  and as a parallel sub. at  $M=1$ .

Case-1 (when  $m=0$ )

In this case the XOR gates do not change the value of the number B and therefore both the numbers A and B are applied to any change

Stage-1: At this stage  $A_1$  and  $B_1$  are added and two outputs  $S_1$  and  $C_1$  are generated. The carry  $C_1$  are propagated to the next stage

Stage-2: At this stage  $A_2$  and  $B_2$  along with  $C_1$  are added and two output  $S_2$  and  $C_2$  are generated. The carry  $C_2$  are propagated to the next stage

Stage-3 At this stage  $A_3$  and  $B_3$  along with carry  $c_2$  are added. and two outputs are generated  $S_3$  and  $c_3$  are generated. The carry  $c_3$  are propagate to next stage.

Stage-4 At this stage  $A_4$  and  $B_4$  along with carry  $c_3$  are added and two outputs  $S_4$  and  $C_{out}$  are generated.

Case-2 (When  $m=1$ )

In this case the XOR Gates produces the complement of the bits of the number B. and therefore no. A is connected directly whereas the no. B is connected in the complement form.


Stage-1: At this stage  $A_1$  and  $\bar{B}_1$  along with carry input ( $c_{in}$ ) are added. and two output are  $S_1$  and  $c_1$  are generated. the carry  $c_1$  are propagate to the next stage.

Stage-2 At this stage  $A_2$  and  $\bar{B}_2$  along with carry  $c_1$  are added. the two output are generated  $S_2$  and  $c_2$ . the carry  $c_2$  are propagate to the next stage.

Stage :- 3 :- At this stage  $A_3$  and  $\bar{B}_3$  along with carry  $c_2$  are generated. and two outputs  $S_3$  and  $c_3$  are generated and the carry  $c_3$  are propagated to the next stage.

Stage :- 4 :- At this stage  $A_4$  and  $\bar{B}_4$  along with carry  $c_3$  are generated and two output  $S_4$  and  $c_{out}$  are generated.

## Parallel Subtraction using 2's Complement



Worked!

Stage 1 :- At this stage bits  $A_1$  and  $\bar{B}_1$  along with  $c_{in}$  are added and two output  $S_1$  and  $c_1$  are generated. The carry  $c_1$  generated this stage propagate

Stage :- 2 At this stage bits  $A_2$  and  $\bar{B}_2$  along with carry  $c_1$  are added and two of  $S_2$  and  $c_2$  are generated. The carry  $(c_2)$  generated at this stage propagate to the next stage

Stage : 3 At this bit  $A_3$  and  $B_3$  along with carry  $C_2$  are added and two OP  $S_3$  and  $C_3$  are generated. The carry ( $C_3$ ) generated at this stage propagates to next stage.

Stage : 4 At this st  $A_4$  and  $B_4$  along with carry  $C_3$  are added and two Output  $S_4$  and  $Cout$  are generated.


Imp:

### # Multiplexer:

15-20 marks

V. Prop

Multiplexer is a type of combinational circuit. It is used for multiplexing. It has several inputs, single output and several selection lines. Out of several inputs only one input is selected at a particular instant of time. The selection of a particular input is done with the help of the combination of selection lines. Multiplexer is also known as many into one device.





The no. of Selection Lines is calculated by the relation

$$N = 2^m$$

where  $N$  = no. of I/P

$m$  = no. of Selection Lines


summary

\* Types of multiplexers:

multiplexers are of following types

- i) 2:1 Mux
- ii) 4:1 Mux
- ★ iii) 8:1 Mux
- iv) 16:1 Mux

i) 2:1 Mux: It has two I/P, single O/P and single selection line.




Truth table


A	Y
0	$I_0$
1	$I_1$

Boolean Expression

$$= \bar{A} I_0 + A I_1$$



\* ii) 4:1 mux: It has four inputs & single output and 2 selection lines





Truth table

	A	B	Y
0	0	0	$I_0$
1	0	1	$I_1$
2	1	0	$I_2$
3	1	1	$I_3$

Boolean Expression:


$$Y = \bar{A}\bar{B}I_0 + \bar{A}BI_1 + A\bar{B}I_2 + ABI_3$$





(iii) 8:1 Mux!

It has eight D/P Single output and 3 selection line




Truth table

	A	B	C	Y
0	0	0	0	$D_0$
1	0	0	1	$D_1$
2	0	1	0	$D_2$
3	0	1	1	$D_3$
4	1	0	0	$D_4$
5	1	0	1	$D_5$
6	1	1	0	$D_6$
7	1	1	1	$D_7$

Boolean Expression :

$$\Rightarrow \bar{A}\bar{B}\bar{C}f_0 + \bar{A}\bar{B}Cf_1 + \bar{A}B\bar{C}f_2 + \bar{A}BCf_3 + \\ A\bar{B}\bar{C}f_4 + AB\bar{C}f_5 + A\bar{B}Cf_6 + ABCf_7$$




\* Implementation using multiplexer:


A multiplexer is used to implement various logic functions. Two types of implementations are used

- i) Direct Implementation
- ii) Indirect or Reduced Implementation.

Q(1) Implement the following function by using mux  
 $f = \sum m(0, 1, 3, 6)$



Q  $f = \sum m(0, 3, 4, 5, 7)$



\* Indirect or Reduction Method

Q. Implement the following function by using 4:1 mux

$$f = \sum m(0, 1, 3, 6)$$


	$\bar{A}$	$A$	$\Sigma_0$	$\Sigma_1$	$\Sigma_2$	$\Sigma_3$
	0	1	0	1	2	3
			4	5	6	7

$$\Sigma_0 = \bar{A}$$

$$\Sigma_1 = \bar{A}$$

$$\Sigma_2 = A$$

$$\Sigma_3 = \bar{A}$$




Q. Implement the following function by using 2:1 MUX

$$f = \sum m(0, 1, 3, 6)$$

	$\bar{A}\bar{B}$	$\bar{A}B$	$A\bar{B}$	$AB$	$\Sigma_0$	$\Sigma_1$
	0	0	1	1	0	1
					2	3
					4	5
					6	7

$$\Sigma_0 = \bar{A}\bar{B} + AB = (A \oplus B)$$

$$\Sigma_1 = \bar{A}\bar{B} + \bar{A}B = \bar{A}(B + \bar{B}) = \bar{A}$$




Ques Implement the following function by using 4:1 mux with B as a control variable.

$$f = \sum m(0, 1, 3, 6)$$

A	B	C	$f_0$	$f_1$	$f_2$	$f_3$
0	0	0	0	1	0	0
1	0	1	0	1	0	0
2	0	1	0	0	1	0
3	0	1	0	0	1	0
4	1	0	0	0	0	0
5	1	0	0	0	0	0
6	1	1	0	0	0	0
7	1	1	0	0	0	0

$$f_0 = \bar{B} \quad f_1 = \bar{C}$$

$$f_2 = B \quad f_3 = 0$$



Que: Implement the following mux by using 2:1 mux with A and C as a control variable


$$f = \sum m(0, 1, 3, 6)$$

		$I_0$	$I_1$	
$\bar{A}\bar{C}$	00	0	2	(i)
$\bar{A}C$	01	1	3	(ii)
$A\bar{C}$	10	4	6	(iii)
$AC$	11	5	7	(iv)

$$I_0 = \bar{A}\bar{C} + \bar{A}C$$

$$I_1 = A(\bar{C} + C) = A$$

$$f = \bar{A}\bar{C} + \bar{A}C + A = \bar{A} \oplus C$$





Q Implement the following function

$$f = \bar{A}B + A\bar{C} + \bar{B}C\bar{D} + A\bar{C}D$$

by using

- i) 16:1 mux
- ii) 8:1 mux
- iii) 8:1 mux with C as a Control Variable
- iv) 8:1 mux " B " " " " "
- v) 4:1 mux " A and C as a Conf. var.
- vi) 4:1 " with D as a Conf. var.
- vii) 2:1 mux
- viii) 2:1 mux with A, B and D as a Conf. var.

$$f = \bar{A}B(C+\bar{C})(D+\bar{D}) + A\bar{C}(B+\bar{B})(D+\bar{D}) + \bar{B}C\bar{D}(A+\bar{A}) + A\bar{C}D(B+\bar{B})$$

$$= \bar{A}B\bar{C}(D+\bar{D}) + \bar{A}B\bar{C}(D+\bar{D}) + A\bar{C}(B+\bar{B})D + A\bar{C}(B+\bar{B})\bar{D} + \bar{B}C\bar{D}A + \bar{B}C\bar{D}\bar{A} + A\bar{C}D\bar{B} + A\bar{C}D\bar{B}$$

$$= \bar{A}B\bar{C}D + \bar{A}B\bar{C}\bar{D} + \bar{A}B\bar{C}D + \bar{A}B\bar{C}\bar{D} + A\bar{C}B\bar{D} + A\bar{C}\bar{B}D + A\bar{C}B\bar{D} + A\bar{C}\bar{B}\bar{D} + \bar{B}C\bar{D}A + \bar{B}C\bar{D}\bar{A} + A\bar{C}D\bar{B} + A\bar{C}D\bar{B}$$


$$= \bar{A}B\bar{C}D + \bar{A}B\bar{C}\bar{D} + \bar{A}B\bar{C}D + \bar{A}B\bar{C}\bar{D} + \bar{A}B\bar{C}D + \bar{A}B\bar{C}\bar{D} + \bar{A}B\bar{C}D + \bar{A}B\bar{C}\bar{D} + \bar{A}B\bar{C}D + \bar{A}B\bar{C}\bar{D} + \bar{A}B\bar{C}D + \bar{A}B\bar{C}\bar{D} + \bar{A}B\bar{C}D + \bar{A}B\bar{C}\bar{D} + \bar{A}B\bar{C}D + \bar{A}B\bar{C}\bar{D}$$

$$= \Sigma m(7, 6, 1, 0, 13, 9, 12, 8, 11, 2, 13, 9)$$

$f \rightarrow (-0,$

$f = \sum m (0, 1, 2, 6, 7, 8, 9, 11, 12, 13,)$


	A	B	C	D	$f_0$	$f_1$	$f_2$	$f_3$
$\bar{A}\bar{B}\bar{C}\bar{D}$	0	0	0	0				
$\bar{A}\bar{B}C\bar{D}$	0	0	0	1				
$\bar{A}\bar{B}C\bar{D}$	0	0	1	0				
$\bar{A}\bar{B}C\bar{D}$	0	0	1	1				
$\bar{A}B\bar{C}\bar{D}$	0	1	0	0				
$\bar{A}B\bar{C}\bar{D}$	0	1	0	1				
$\bar{A}B\bar{C}\bar{D}$	0	1	1	0				
$\bar{A}B\bar{C}\bar{D}$	0	1	1	1				
$A\bar{B}\bar{C}\bar{D}$	1	0	0	0				
$A\bar{B}\bar{C}\bar{D}$	1	0	0	1				
$A\bar{B}\bar{C}\bar{D}$	1	0	1	0				
$A\bar{B}\bar{C}\bar{D}$	1	0	1	1				
$AB\bar{C}\bar{D}$	1	1	0	0				
$AB\bar{C}\bar{D}$	1	1	0	1				
$AB\bar{C}\bar{D}$	1	1	1	0				
$AB\bar{C}\bar{D}$	1	1	1	1				



## MUX TREE:-


- In this a number of smaller multiplexes are connected together to form a larger multiplexes.

(a) Design a 16:1 Mux by using 4:1 Mux




(b) Design 8:1 Mux by using 4:1 Mux and 2:1 Mux.  
or,

Design 8:1 Mux by using 4:1 Mux.




(2) Design a 32:1 MUX by using 8:1 MUX.  
using 8:1 & 4:1 MUX.  $\rightarrow$  M.P.M.P



1Q.) Design a full adder by using multiplexer.

$$S = \sum m(1, 2, 4, 7)$$

$$C = \sum m(3, 5, 6, 7)$$



1Q.) Design a full adder using 4:1 MUX.

S	$I_0$	$I_1$	$I_2$	$I_3$
$\bar{A}$ 0	0	①	②	?
A 1	④	?	6	⑦

C	$I_0$	$I_1$	$I_2$	$I_3$
$\bar{A}$ 0	0	?	②	③
A 1	4	⑤	⑥	⑦

$$I_0 = A$$

$$I_1 = \bar{A}$$

$$I_2 = \bar{A}$$


$$I_3 = A$$

$$I_0 = 0$$

$$I_1 = A$$

$$I_2 = A$$

$$I_3 = 1$$




17) Design a full subtractor by using multiplexers.

18) Design a full subtractor by using 4:1 Multiplexer.

	I/p			o/p	
	x	y	z	B	13
0	0	0	0	0	0
1	0	0	1	1	1
2	0	1	0	1	1
3	0	1	1	0	1
4	1	0	0	1	0
5	1	0	1	0	0
6	1	1	0	0	0
7	1	1	1	1	1


A



$$D = \sum m(1, 2, 4, 7)$$

$$B = \sum m(1, 2, 3, 7)$$

Q.1




Q.2

Soln

## 14] De-Multiplexer:-

→ De-Multiplexer is a one into many device it performs the reverse operation of a multiplexer. A de-multiplexer has single data line multiple output lines. at a particular instant of time only one output line is selected and the information at the single input line is connected to the selected output line.

- the selection of a particular output line is done with the help of combination of selection lines.



### Types:-


Depending upon the number of outputs de-multiplexers are of following types:-

- (i) 1:2 Demux
- (ii) 1:4 Demux
- (iii) 1:8 Demux
- (iv) 1:16 Demux



(i) 1:2 De-Mux - It has single input lines two output lines at single selection line.

Block diagram




truth table

A	D <sub>0</sub>	D <sub>1</sub>
0	D	0
1	0	D

Boolean Expression

$D_0 = \bar{A}$   
 $D_1 = A$


logic diagram



(ii) 1:4 DEMULT:-

It has single input lines 4 output lines and 2 selection lines.

Block diagram:-



Truth table:-

A	B	D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>
0	0	D	0	0	0
1	0	0	D	0	0
0	1	0	0	D	0
1	1	0	0	0	D

Boolean Expressions:-


$$D_0 = \bar{A} \bar{B}$$

$$D_1 = \bar{A} B$$

$$D_2 = A \bar{B}$$

$$D_3 = AB$$


Logic diagram:-



(iii) 1:8 De-multiplex:-

It has single input and 8 output lines and 3 selection lines.

Block diagram



Truth table:

	A	B	C	$D_0$	$D_1$	$D_2$	$D_3$	$D_4$	$D_5$	$D_6$	$D_7$
0	0	0	0	1	0	0	0	0	0	0	0
1	0	0	1	0	1	0	0	0	0	0	0
2	0	1	0	0	0	1	0	0	0	0	0
3	0	1	1	0	0	0	1	0	0	0	0
4	1	0	0	0	0	0	0	1	0	0	0
5	1	0	1	0	0	0	0	0	1	0	0
6	1	1	0	0	0	0	0	0	0	1	0
7	1	1	1	0	0	0	0	0	0	0	1

Boolean expressions:

$$D_0 = \bar{A} \bar{B} \bar{C}$$

$$D_1 = \bar{A} \bar{B} C$$

$$D_2 = \bar{A} B \bar{C}$$

$$D_3 = \bar{A} B C$$



$$D_4 = A \bar{B} \bar{C}$$

$$D_5 = A \bar{B} C$$

$$D_6 = A B \bar{C}$$

$$D_7 = A B C$$

logic diagram



# # De-coder:-

- It is a type of combinational circuit which is used to decode the binary information received at the receiver. In this data is retrieved from the binary code received.

## Types:-

Depending upon the number of inputs and outputs decoders are classified as follows:-

(i) 1:2 Decoder

(ii) 2:4 " "

(iii) 3:8 " "


(iv) 4:16 " "

$N:2^N$

where N is no. of inputs.

## (ii) 2:4 De-coder:-

- It receives binary codes each having two bits and activates the corresponding output line.



## truth table:-

	A	B	D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>
0	0	0	1	0	0	0
1	0	1	0	1	0	0
2	1	0	0	0	1	0
3	1	1	0	0	0	1

Boolean expression


$$D_0 = \bar{A}\bar{B}$$

$$D_1 = \bar{A}B$$


$$D_2 = AB$$

$$D_3 = A\bar{B}$$

Logic gate:-



(ii) 1:2 Decoder:-



Truth table


A	D <sub>0</sub>	D <sub>1</sub>
0	1	0
1	0	1

Boolean expression


$$D_0 = \bar{A}$$

$$D_1 = A$$

Logic gate



111) 3:8 Decoder:-



Truth table:-

	A	B	C	D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>	D <sub>4</sub>	D <sub>5</sub>	D <sub>6</sub>	D <sub>7</sub>
0	0	0	0	1	0	0	0	0	0	0	0
1	0	0	1	0	1	0	0	0	0	0	0
2	0	1	0	0	0	1	0	0	0	0	0
3	0	1	1	0	0	0	1	0	0	0	0
4	1	0	0	0	0	0	0	1	0	0	0
5	1	0	1	0	0	0	0	0	1	0	0
6	1	1	0	0	0	0	0	0	0	1	0
7	1	1	1	0	0	0	0	0	0	0	1

Boolean expression

$D_0 = \overline{A} \overline{B} \overline{C}$

$D_1 = \overline{A} \overline{B} C$

$D_2 = \overline{A} B \overline{C}$

$D_3 = \overline{A} B C$


$D_4 = A \overline{B} \overline{C}$

$D_5 = A \overline{B} C$

$D_6 = A B \overline{C}$

$D_7 = A B C$






↓ (A) Boolean func<sup>n</sup> implementation by using De-code  
 (B) Implement the following function by using De code.


$F_1 = \sum m(0, 1, 3, 5, 7, 11, 12, 13, 14, 15)$        $F_2 = \sum m(3, 4, 5, 7)$

*Handwritten notes:*  
 K-map  
 11m = 11  
 11m = 11



Q.1) Implement the following  $f(n)$  by using Decoder.

$F_1 = \sum m(0, 1, 7, 6)$      $F_2 = \sum m(1, 2, 3)$      $F_3 = \sum m(2, 3, 6, 7)$



Q.2) Implement the function using decoder.

$F_1 = \bar{A}\bar{B}C + A\bar{B}\bar{D}$

$F_2 = \bar{D}\bar{C} + A$

Sol<sup>n</sup>

$$F_1 = \bar{A} + \bar{B}C + A\bar{D}$$

$$= \bar{A}(B + \bar{B}) + \bar{B}C + A\bar{D}$$

$$= \bar{A}(B + \bar{B}) + \bar{B}C + A\bar{D}$$

$$\Rightarrow (\bar{A}B + \bar{A}\bar{B}) + (C\bar{D} + \bar{C}\bar{D} + C\bar{D} + \bar{C}\bar{D}) + \bar{B}C + A\bar{D}$$

$$= (\bar{A}B + \bar{A}\bar{B}) + (C\bar{D} + \bar{C}\bar{D}) + \bar{B}C + A\bar{D}$$

$$\Rightarrow \bar{A}B\bar{C}D + \bar{A}B\bar{C}\bar{D} + \bar{A}B\bar{C}D + \bar{A}B\bar{C}\bar{D} + \bar{A}B\bar{C}D + \bar{A}B\bar{C}\bar{D} + \bar{A}B\bar{C}D + \bar{A}B\bar{C}\bar{D} + \bar{A}B\bar{C}D + \bar{A}B\bar{C}\bar{D} + \bar{A}B\bar{C}D + \bar{A}B\bar{C}\bar{D} + \bar{A}B\bar{C}D + \bar{A}B\bar{C}\bar{D} + \bar{A}B\bar{C}D + \bar{A}B\bar{C}\bar{D}$$

$$= F_1 (0, 1, 2, 3, 4, 5, 6, 7, 8, 10, 11, 12, 14, 15)$$

$$F_2 = \bar{D}\bar{C} + A$$

$$\Rightarrow \bar{A}\bar{C}(A + \bar{A}) + A(\bar{C} + C)(\bar{D} + D)$$

$$\Rightarrow \bar{A}\bar{C}A + \bar{A}\bar{C}\bar{A} + (A\bar{C} + AC)(\bar{D} + D)$$

$$\Rightarrow \bar{A}\bar{C}A + \bar{A}\bar{C}\bar{A} + A\bar{C}D + A\bar{C}\bar{D} + AC\bar{D} + ACD$$

$$\Rightarrow \bar{A}\bar{C}$$

y


- (Q1) Design a full Adder by using decoder.
- (Q2) " " " Subtractor " " "
- (Q3) Design a binary to octal decoder.
- (Q4) Design a BCD to decimal decoder.

Soln

Truth table

	A	B	C	S	L
0	0	0	0	0	0
1	0	0	1	1	0
2	0	1	0	1	0
3	0	1	1	0	1
4	1	0	0	1	0
5	1	0	1	0	1
6	1	1	0	0	1
7	1	1	1	1	1


$S = \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC$  or  $S = \sum(1, 2, 4, 7)$   
 $L = \bar{A}BC + A\bar{B}C + A\bar{B}\bar{C} + ABC$  or  $L = \sum(3, 5, 6, 7)$






### EXPERIMENT

$D_0 = \bar{A} \bar{B} \bar{C}$	$D_4 = A \bar{B} \bar{C}$
$D_1 = \bar{A} \bar{B} C$	$D_5 = A \bar{B} C$
$D_2 = \bar{A} B \bar{C}$	$D_6 = A B \bar{C}$
$D_3 = \bar{A} B C$	$D_7 = A B C$



(Q) truth table:-


A B C D



# Decoder Tree :- (1 question for sure)


→ A decoder tree is used to design larger decoder by using smaller decoder.

(Q) Design a 4:16 decoder by using 2:4 decoders. (EN = enable signal)






10.) Design a 3:8 decoder by using 2:4 decoder.



10.) 5:2 by using 3:2 & 1:2

D.7.0



# # ENCODER

- An encoder encodes the data into binary codes if it accepts the info. to be transmitted and converts the same into corresponding binary codes.

## Types:-

→ Depending upon the no. of input & output encoder can be classified as follows:-

(i) 2:1 Encoder

(ii) 4:2 "


(iii) 8:3 "

(iv) 16:4 "

(v) priority ~~and~~ encoders (VTV, RMP)

(i) 2:1 Encoder :-

It has 2 input and single output.




Truth table:-

$D_0$	$D_1$	$A$
0	1	1
1	0	0


Boolean exp:-

$$A = D_1$$

Block diagram:-



(11) 4:2  $\frac{b}{i}$  -  $\rightarrow$  It has 4 input and 2 output



Truth table: -


$D_0$	$D_1$	$D_2$	$D_3$	A	B
1	0	0	0	0	0
0	1	0	0	0	1
0	0	1	0	1	0
0	0	0	1	1	1

Boolean Expression: -

$$A = D_2 + D_3$$

$$B = D_1 + D_3$$

Block diagram: -



# # PRIORITY ENCODER :-

→ priority encoder is used to increase the security of binary data. In this more than one data lines are activated at the same time.


It uses priority function that decides the input that will be transmitted first.

In priority encoder, highest priority is given to the input that has maximum decimal digit attached to it and the lowest priority is given to the input having lowest decimal digit. Ex. consider an encoder having 4 inputs


truth table:-

D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>	A	B
x	x	x	1	1	1
x	x	1	0	1	0
x	1	0	0	0	1
1	0	0	0	0	0
0	0	0	0	x	x

Boolean exp :-




$B = D_3 + \overline{D_2} D_1$



$$A = D_3 + D_2$$

### logic diagram



### ## Magnitude comparator

→ A magnitude comparator is used to compare the magnitudes of two numbers. Depending upon the number of bits in the numbers to be compared, the magnitude comparators are classified into following categories.

- (i) 1-bit magnitude comp.
- (ii) 2-bit " "
- (iii) 3-bit " "
- (iv) 4-bit " "

1-bit magnitude comparator:-

It compares two numbers each having 1 binary bit.

truth table:-

A	B	A=B	A>B	A<B
A <sub>0</sub>	B <sub>0</sub>			
0	0	1	0	0
0	1	0	0	1
1	0	0	1	0
1	1	1	0	0


Boolean Expression:-

$$\begin{aligned}
 \text{For } (A=B) \\
 &= \overline{A_0} \overline{B_0} + A_0 B_0 \\
 &= (A_0 \odot B_0)
 \end{aligned}$$

$$\begin{aligned}
 \text{For } (A>B) \\
 &= A_0 \overline{B_0}
 \end{aligned}$$

$$\begin{aligned}
 \text{For } (A<B) \\
 &= \overline{A_0} B_0
 \end{aligned}$$

Logic diagram



(ii) 2-bit magnitude comparators:-


truth table:-

	A		B		A=B	A>B	A<B
	A <sub>1</sub>	A <sub>0</sub>	B <sub>1</sub>	B <sub>0</sub>			
0	0	0	0	0	1	0	0
1	0	0	0	1	0	0	1
2	0	0	1	0	0	0	1
3	0	0	1	1	0	0	1
4	0	1	0	0	0	1	0
5	0	1	0	1	0	0	1
6	0	1	1	0	0	1	0
7	0	1	1	1	0	0	0
8	1	0	0	0	0	0	1
9	1	0	0	1	0	1	0
10	1	0	1	0	0	0	1
11	1	0	1	1	0	0	1
12	1	1	0	0	0	1	0




13	1	1	0	1	0	1	0
14	1	1	1	0	0	1	0
15	1	1	1	1	1	0	0


For  $A=B$



For  $A > B$



For  $A < B$



(ii) 4 - Bit magnitude comparator - (M. B.M.P)

Truth table -

$A_3$	$B_3$	$A_2$	$B_2$	$A_1$	$B_1$	$A_0$	$B_0$	$A=B$	$A>B$	$A<B$
$A_3 > B_3$		x		x		x		0	1	0
$A_3 < B_3$		x		x		x		0	0	1
$A_3 = B_3$		$A_2 > B_2$		x		x		0	1	
$A_3 = B_3$		$A_2 < B_2$						0	0	1
$A_3 = B_3$		$A_2 = B_2$		$A_1 > B_1$		x		0	1	
$A_3 = B_3$		$A_2 = B_2$		$A_1 < B_1$		x		0	0	1
$A_3 = B_3$		$A_2 = B_2$		$A_1 = B_1$		x		0		
$A_3 = B_3$		$A_2 = B_2$		$A_1 = B_1$		$A_0 > B_0$		0		
$A_3 = B_3$		$A_2 = B_2$		$A_1 = B_1$		$A_0 < B_0$		0		
$A_3 = B_3$		$A_2 = B_2$		$A_1 = B_1$		$A_0 = B_0$		1		

111) 4-bit magnitude comparator (M.CMP)

truth table

$A_3 B_3$	$A_2 B_2$	$A_1 B_1$	$A_0 B_0$	$A = B$	$A > B$	$A < B$
$A_3 > B_3$	x	x	x	0	1	0
$A_3 < B_3$	x	x	x	0	0	1
.	.	.	.	0	1	0
.	.	.	.	0	0	1
.	.	.	.	0	1	0
.	.	.	.	0	0	1
.	.	.	.	0	1	0
.	.	.	.	0	0	1
.	.	.	.	1	0	0

Case - I

when the two most significant bits are equal  
(i.e.  $A_3 = B_3 = 1$  or  $A_3 = B_3 = 0$ )

$$E_3 = A_3 B_3 + \overline{A_3 B_3}$$

$$E_3 = (A_3 \odot B_3)$$

Case - II

when the next two significant bits are equal  
( $A_2 = B_2 = 1$  or  $A_2 = B_2 = 0$ )

$$E_2 = A_2 B_2 + \overline{A_2 B_2}$$

$$E_2 = (A_2 \odot B_2)$$

Case III

when the next three bits are equal

$$(A_1 = B_1 = 1 \text{ or } A_1 = B_1 = 0)$$

$$E_1 = A_1 B_1 + \overline{A_1 B_1}$$

$$E_1 = (A_1 \odot B_1)$$

Case IV

when least significant bits are equal

$$(A_0 = B_0 = 1 \text{ or } A_0 = B_0 = 0)$$

$$E_0 = A_0 B_0 + \overline{A_0 B_0}$$

$$E_0 = (A_0 \odot B_0)$$

∴ Boolean Expression  $E_0(A, B)$

$$E = E_3 E_2 E_1 E_0$$

∴ Boolean Expression for  $(A > B)$

$$= A_3 \overline{B_3} + E_3 A_2 \overline{B_2} + E_3 E_2 A_1 \overline{B_1} + E_3 E_2 E_1 A_0 \overline{B_0}$$

∴ Boolean Expression for  $(A < B)$  :-

$$= \overline{A_3} B_3 + \overline{E_3} \overline{A_2} B_2 + \overline{E_3 E_2} \overline{A_1} B_1 + \overline{E_3 E_2 E_1} \overline{A_0} B_0$$